Abstract: A caching model is proposed to accelerate the I/O speed between disks and FPGA devices in the conditions of reconfigurable computing. Especially the speed of FPGA processing is much larger ...