ModelSim Compile Script This is a general script for compiling, recompiling and simulating VHDL/Verilog code using ModelSim. It is intended for rapid code writing and testing where small code ...

This document will detail all of the steps required to properly use Modelsim on the CSL computers. We are assuming that you already have a CS account, so if this is not the case, please let us know.